

WHAT IS CLAIMED IS:

1 1. A method for processing data packets within a communication system
2 comprising:
3 receiving a first data packet having a plurality of bytes of data;
4 determining whether the first data packet ends with an invalid byte of data;
5 if an invalid byte of data is detected in the first data packet, dropping the
6 invalid byte of data;
7 receiving a second data packet having a plurality of bytes of data;
8 shifting a byte of data from the second packet in place of the dropped invalid
9 byte of data in the first packet; and
10 continue shifting data one byte at a time in the second data packet.

1 2. The method of claim 1 wherein each byte of data in a data packet
2 forms one half of a data word.

1 3. The method of claim 2 wherein each data word comprises a first 16-bit
2 byte and a second 16-bit byte, and the communication system is a synchronous optical
3 network (SONET).

1 4. A method for processing data packets within a communication system,
2 the method comprising:
3 receiving a first data packet in the communication system, the first packet
4 ending with a valid byte and an invalid byte of data;
5 dropping the invalid byte of data;
6 receiving a second data packet that begins with a first valid byte of data; and
7 concatenating the valid byte of the first data packet with the first valid byte of
8 the second data packet.

1 5. The method of claim 4 wherein the second data packet further
2 comprises a second valid byte, a third valid byte and a fourth invalid byte.

1 6. The method of claim 5 further comprising shifting the second valid
2 byte into a location previously occupied by the first valid byte.

10087222 022702

1 7. The method of claim 6 further comprising shifting the third valid byte
2 into a location previously occupied by the second valid byte.

1 8. The method of claim 5 further comprising flagging the fourth invalid
2 byte as invalid.

1 9. The method of claim 4 wherein the act of concatenating further
2 comprising concatenating the valid byte of the first data packet and the valid byte of the
3 second data packet into a 128 bit envelope.

1 10. The method of claim 4 wherein the second data packet is 16 bits.

1 11. The method of claim 4 wherein the communication system is a
2 synchronous optical network (SONET).

1 12. The method of claim 4 wherein the act of concatenating further
2 comprises linking the valid byte of the first data packet and the valid byte of the second data
3 packet into a high speed packet.

1 13. The method of claim 12 wherein the high speed packet is 128 bits.

1 14. The method of claim 11 wherein concatenating occurs at an interface
2 between a framing chip and a system chip.

1 15. A concatenation circuitry, comprising:
2 a first multiplexing logic circuitry having a data output port, a data select port,
3 and first and second data input ports, the data select port for selectively coupling any one of
4 the first, or second data input ports to the data output port;
5 a first register, having a data input port for receiving input data and a data
6 output port for coupling to the first data input port of the multiplexing logic circuitry;
7 a second register having a data input port for receiving input data, and for
8 coupling to the data input port of the first register, the second register having a data output
9 port for coupling to the second data input port of the multiplexing logic circuitry;
10 a third register having a data input port for coupling to the data output port of
11 the first multiplexing logic circuitry, and a data output port for outputting data;
12 a fourth register having a data input port, and a data output port for outputting
13 data; and

14 a second multiplexing logic circuitry having a first data input port for coupling
15 to the data output port of the second register, the second multiplexing logic circuitry having a
16 second data input port for coupling to the input port of the second register, the second
17 multiplexing logic circuitry having a data output port for coupling to the data input port of the
18 fourth register, the second multiplexing logic circuitry having a data select port for selectively
19 coupling either the first data input port or the second data input port with the data output port
20 of the second multiplexing logic circuitry.

1 16. The circuitry of claim 15 wherein the data output port of the fourth
2 register is for bits 0 through 7.

1 17. The circuitry of claim 15 wherein the data output port of the third
2 register is for bits 8 through 15.

1 18. A logic circuitry for processing data packets within a communication
2 system such that data packets contain valid bytes of data, the circuitry comprising:

3 logic circuitry for determining that a first packet ends with a valid byte and an
4 invalid byte of data;

5 logic circuitry for dropping the invalid byte of data;

6 logic circuitry for determining that a second data packet that begins with a
7 valid byte of data; and

8 logic circuitry for concatenating the valid byte of the first data packet with the
9 valid byte of the second data packet.

1 19. The logic circuitry of claim 18 further comprising logic circuitry for
2 linking the valid byte of the first data packet and the valid byte of the second data packet into
3 a high speed packet.

1 20. The logic circuitry of claim 18 wherein the high speed packet is 128
2 bits.

1 21. The logic circuitry of claim 18 wherein the first data packet is 16 bits
2 wide.

1 22. The logic circuitry of claim 18 wherein concatenating occurs at an
2 interface between a framing chip and a system chip.

1 23. A circuit for processing packets of data wherein a packet includes one
2 or more words each having a first byte and a second byte, the circuit comprising:

3 a first register coupled to receive and store the first byte of each word;
4 a second register coupled to receive and store the second byte of each word;
5 a third register coupled to the first register and configured to receive and store
6 contents of the first register in response to a clock signal;
7 a fourth register coupled to the second register and configured to receive and
8 store contents of the second register in response to the clock signal; and
9 a multiplexing circuit coupled to the third and fourth registers and configured
10 to selectively rearrange pairing of bytes.

1 24. The circuit of claim 23 wherein the multiplexing circuit comprises a
2 first multiplexer having a first input coupled to an output of the third register, and having a
3 second input coupled to an output of the fourth register.

1 25. The circuit of claim 24 wherein the multiplexing circuit comprises a
2 second multiplexer having a first input coupled to an output of the fourth register, and having
3 a second input coupled to an input of the third register.

1 26. The circuit of claim 25 further comprising control logic circuitry
2 coupled to a select port of the first multiplexer and a select port of the second multiplexer.